返回项目页面
对比文件列表
1997-12-09_US5696471A_发明授权_US5696471A Inductive coupled filter with electrically neutral holes between solid spiral inductors_+++B_a_f_g_j_k_l+++.docx
2026-03-19 23:33
1999-04-23_None_发明专利_JPH11112264A Filter_+++A_C_G_H_I_L_b_d_j+++.docx
2026-03-19 23:33
2001-05-18_JP2001136045A_发明专利_JP2001136045A Layered composite electronic component_+++A_B_c_d_f_g_h_i_j_k_l+++.docx
2026-03-19 23:33
2002-04-02_US6366564B_发明授权_US06366564B1 Diplexer duplexer and two-channel mobile communications equipment_+++B_L_a_f_g+++.docx
2026-03-19 23:33
2002-06-25_US6411178B_发明授权_US06411178B1 Multi-layer composite electronic component_+++a_b+++.docx
2026-03-19 23:33
2003-07-22_US6597315B_发明授权_US06597315B2 Antenna_+++a_b_k_l+++.docx
2026-03-19 23:33
2004-07-01_US2004124961A_发明申请_US20040124961A1 Printed inductor capable of raising Q value_+++A_B+++.docx
2026-03-19 23:33
2004-10-07_JP2004281850A_发明专利_JP2004281850A Multilayer composite electronic component_+++a_b_j_l+++.docx
2026-03-19 23:33
2008-07-17_DE102008003952A_发明专利_DE102008003952A1 Microminiature inverter_+++A_B_k_l+++.docx
2026-03-19 23:33
2009-02-19_US2009045904A_发明申请_US20090045904A1 INTER-HELIX INDUCTOR DEVICES_+++B+++.docx
2026-03-19 23:33
2009-03-03_US7498918B_发明授权_US07498918B2 Inductor structure_+++A_K_b+++.docx
2026-03-19 23:33
2009-05-20_CN101436694A_发明公开_CN101436694A 电子部件_+++B+++.docx
2026-03-19 23:33
2009-07-16_JP2009159328A_发明专利_JP2009159328A Multiplexer, triplexer and diplexer_+++A_B_l+++.docx
2026-03-19 23:33
2009-09-08_US7586755B_发明授权_US07586755B2 Electronic circuit component_+++A_b_f_g_j+++.docx
2026-03-19 23:33
2009-10-01_WO2009118694A_发明申请_WO2009118694A1 INTEGRATED 3D HIGH DENSITY AND HIGH QUALITY INDUCTIVE ELEMENT_+++A_B_K_L+++.docx
2026-03-19 23:33
2009-10-22_WO2009128047A_发明申请_WO2009128047A1 HIGH DENSITY INDUCTOR, HAVING A HIGH QUALITY FACTOR_+++B_L_a_k+++.docx
2026-03-19 23:33
2010-09-01_CN101821943A_发明公开_CN101821943A 层叠型电子元器件及其制造方法_+++A_B+++.docx
2026-03-19 23:33
2010-11-18_US2010289126A_发明申请_US20100289126A1 Semiconductor Device and Method of Forming a 3D Inductor from Prefabricated Pillar Frame_+++K_a_b_l+++.docx
2026-03-19 23:33
2011-04-14_WO2011044392A_发明申请_WO2011044392A1 THREE DIMENSIONAL INDUCTOR AND TRANSFORMER_+++A_B_K_L+++.docx
2026-03-19 23:33
2011-04-28_US2011095395A_发明申请_US20110095395A1 Inductors and Methods for Integrated Circuits_+++B_K_l+++.docx
2026-03-19 23:33
2011-12-01_US2011291786A_发明申请_US20110291786A1 Through Via Inductor Or Transformer In A High-Resistance Substrate With Programmability_+++B_F_L+++.docx
2026-03-19 23:33
2012-03-27_US8143952B_发明授权_US08143952B2 Three dimensional inductor and transformer_+++A_B_K_L+++.docx
2026-03-19 23:33
2012-03-29_US2012075216A_发明申请_US20120075216A1 INTEGRATED PASSIVES AND POWER AMPLIFIER_+++B_F_L_a_c_k+++.docx
2026-03-19 23:33
2012-03-29_WO2012040063A_发明申请_WO2012040063A1 INTEGRATED PASSIVES AND POWER AMPLIFIER_+++A_B_F_K_L_c_g_h_i_j+++.docx
2026-03-19 23:33
2012-11-14_CN101821943B_发明授权_CN101821943B 层叠型电子元器件及其制造方法_+++A_B+++.docx
2026-03-19 23:33
2012-12-25_US8339233B_发明授权_US08339233B2 Three dimensional inductor_+++A_b_k+++.docx
2026-03-19 23:33
US2009225525A1_Description_20260309_2155_+++A_B+++.docx
2026-03-19 23:33
US2011248405A1_Description_20260309_2155_+++B_F_L+++.docx
2026-03-19 23:33
WO2012144482A1_Description_20260309_2155_+++a_b_l+++.docx
2026-03-19 23:33
2012-03-29_WO2012040063A_发明申请_WO2012040063A1 INTEGRATED PASSIVES AND POWER AMPLIFIER_+++A_B_F_K_L_c_g_h_i_j+++.docx

对比文件名称:2012-03-29_WO2012040063A_发明申请_WO2012040063A1 INTEGRATED PASSIVES AND POWER AMPLIFIER

目标专利名称:三维(3D)集成电路(IC)(3DIC)中的可调谐共用器以及相关组件和方法

模型名称:DeepSeek-R1

根据目标专利说明书和权利要求书,结合对比文件内容,进行特征比对分析如下:

### 特征比对表格

技术特征描述及公开性判断结果对比文件原文引用公开性论述
**技术特征A**:包括:包括至少一个电感器的第一层级《直接公开》[0010] At least one passive component may be a resistor, a capacitor, a variable capacitor, a varactor, **an inductor**, a filter, a transformer, a coupler, a directional coupler, a power splitter, a transmission line, a waveguide and/or an antenna. <br> [0045] In one aspect, the passive device(s) may include one or more resistors, capacitors, variable capacitors, varactors, **inductors**, filters, transformers, couplers, directional couplers, power splitters, transmission lines, waveguides, or antennas. <br> [0103] In block 915, passive components such as resistors, capacitors, variable capacitors, varactors, **inductors**, filters, transformers, couplers, directional couplers, power splitters, transmission lines, waveguides, and/or antennas, are deposited on at least one side of the glass substrate 1007.对比文件多次明确公开了在基板(如玻璃基板)上形成电感器(inductor)作为无源器件。例如[0010]和[0045]列举了无源器件类型包括电感器,[0103]描述了在玻璃基板至少一侧沉积包括电感器在内的无源器件的工艺步骤。这公开了目标专利中“包括至少一个电感器的第一层级”的技术特征。电感器在对比文件中作为无源器件的一部分,用于形成功率合成器等电路,与目标专利中作为共用器滤波器的组成部分作用类似,都是构成电路功能的基本元件。因此,本领域技术人员能够毫无疑义地从对比文件得出该技术特征。
**技术特征B**:,其中所述至少一个电感器包括穿基板通孔电感器《直接公开》[0008] Some implementations described herein involve an integrated device that includes a glass substrate having a first surface and a second surface that is substantially parallel to the first surface. ... The integrated device may have a plurality of **through-glass vias** extending between the first surface and the second surface of the glass substrate. <br> [0046] ... A plurality of vias may extend through the first substrate, between the first surface and a second surface of the first substrate. The vias may be electrically and/or thermally conductive. <br> [0103] ... In block 915, passive components such as ... **inductors**, ... are deposited on at least one side of the glass substrate 1007. <br> [0128] ... Some examples of forming passive devices will now be described with reference to Figures 13 and 14A through 14L. <br> [0135] ... One or more other passive devices may be formed of the metal portions 1405b and 1405c, such as **single-turn or multi-turn inductors**. (结合图14A-14L描述的工艺,其中穿玻璃通孔(through-glass vias)与金属图案层共同形成无源器件)对比文件详细公开了在玻璃基板中形成穿玻通孔(through-glass vias),并利用包括穿玻通孔结构在内的金属化图案形成电感器等无源器件(见[0135])。穿玻通孔(TGV)是穿基板通孔(TSV)的一种特定类型,其本质是垂直穿过基板的导电结构,可用于构建三维电感。目标专利说明书第[0049]段也将TGV电感器作为TSV电感器的一种高Q值示例进行描述。因此,对比文件公开的“through-glass vias”用于形成电感器,实质上公开了“穿基板通孔电感器”。本领域技术人员能够直接且毫无疑义地得出该技术方案。
**技术特征C**:包括耦合到所述至少一个电感器的至少一个变抗器的第二层级,《隐含公开》[0010] At least one passive component may be a resistor, a capacitor, **a variable capacitor, a varactor**, an inductor, a filter... <br> [0045] ... the passive device(s) may include one or more resistors, capacitors, **variable capacitors, varactors**, inductors... <br> [0103] In block 915, passive components such as resistors, capacitors, **variable capacitors, varactors**, inductors... are deposited on at least one side of the glass substrate 1007. <br> [0046] An integrated circuit die may be attached to a first surface of the first substrate. ... The integrated circuit die may be electrically connected to at least one passive component and to at least one via. <br> [0106] However, in this example, a power amplifier chip is configured for electrical connection with a power combiner circuit to form a power amplification system. In some such implementations, block 925 may involve **stacking the power amplifier chip on the power combiner circuit**.对比文件公开了变抗器(varactor)可作为无源器件沉积在基板(如玻璃基板)上(见[0010], [0045], [0103])。同时,对比文件公开了将集成电路管芯(第二层级)堆叠并电连接到已沉积有无源器件(包括电感器和变抗器)的基板(第一层级)上的三维结构(见[0046], [0106])。虽然对比文件未明确描述一个特定的“变抗器”与一个特定的“电感器”直接耦合以形成特定滤波器,但它公开了在堆叠结构中,位于不同层级的多种无源器件(包括电感器和变抗器)可以彼此电连接以构成功能电路(如功率合成器)。本领域技术人员在面临需要将电感和可变电容元件组合以调整电路频率特性的需求时,能够从对比文件公开的“在基板上形成包括电感和变抗器的无源器件”以及“将包含有源/无源器件的芯片堆叠在该基板上并实现电连接”的整体技术方案中,合理地推理出可以将一个层级的变抗器与另一个层级的电感器进行耦合连接。因此,该技术特征被对比文件隐含公开。
**技术特征D**:所述至少一个电感器和所述至少一个变抗器合而形成可调谐共用器。**(未直接公开也未被隐含公开)**对比文件未提及“diplexer”(共用器)或“tunable diplexer”(可调谐共用器)。对比文件的核心是“power amplifier”(功率放大器)和“power combiner circuit”(功率合成器电路),例如见[0007], [0011], [0106], [0118]。目标专利的“可调谐共用器”是一种特定的射频器件,用于在天线端口和两个不同频带端口之间进行频率复用和滤波,其电路结构和功能与对比文件所重点描述的“功率放大器”和“功率合成器”有本质区别。功率合成器主要用于将多个功率放大器的输出功率合并,而共用器用于分离或合并不同频段的信号。对比文件全文均未涉及共用器的概念、结构或功能。虽然对比文件公开了电感和变抗器元件,以及三维堆叠结构,但并未给出将这些元件组合配置成“可调谐共用器”的任何启示或动机。本领域技术人员无法从对比文件中推理出形成“可调谐共用器”这一特定技术特征。因此,该特征既未被直接公开,也未被隐含公开。
**技术特征E**:其特征在于,所述至少一个变抗器包括玻璃上覆硅(SOG)变抗器。**(未直接公开也未被隐含公开)**对比文件提及了多种基板材料,如玻璃基板、SOI(绝缘体上硅)基板、蓝宝石上硅(SOS)基板(见[0005], [0047]),也提到了变抗器(varactor)作为无源器件(见[0010])。但未提及“玻璃上覆硅(SOG)变抗器”这一特定类型的变抗器。目标专利明确限定了变抗器为“玻璃上覆硅(SOG)变抗器”,这是一种特定结构的变抗器,旨在利用玻璃基板获得高Q值(见说明书第[0044]段)。对比文件虽然广泛列举了无源器件类型和基板材料,但从未具体公开或暗示使用SOG变抗器。本领域技术人员无法从对比文件中毫无疑义地得出或合理推断出使用SOG变抗器的技术方案。因此,该特征未被公开。
**技术特征F**:其特征在于,所述至少一个穿基板通孔电感器包括穿玻通孔(TGV)电感器。《直接公开》[0008] ... The integrated device may have a plurality of **through-glass vias** extending between the first surface and the second surface of the glass substrate. <br> [0135] ... One or more other passive devices may be formed of the metal portions 1405b and 1405c, such as **single-turn or multi-turn inductors**. (结合上下文,这些电感器可利用包括穿玻通孔在内的金属化结构形成)如针对特征B所述,对比文件明确且详细地公开了“穿玻通孔(through-glass vias)”及其在形成无源器件(包括电感器)中的应用。目标专利中的“穿玻通孔(TGV)电感器”是“穿基板通孔电感器”的一种具体实现方式,已被对比文件直接公开。本领域技术人员能够直接且毫无疑义地得出该技术特征。
**技术特征G**:其特征在于,所述至少一个电感器和所述至少一个变抗器形成所述可调谐共用器内的低通(LP)滤波器。《隐含公开》[0010] At least one passive component may be a ... **filter** ... <br> [0103] In block 915, passive components such as ... **filters** ... are deposited on at least one side of the glass substrate 1007. <br> (结合特征C的论述,对比文件公开了电感和变抗器作为无源器件存在于堆叠结构中并可电连接。)对比文件将“滤波器(filter)”列为可在基板上形成的无源器件之一(见[0010], [0103])。同时,如特征C所述,对比文件公开了在三维堆叠结构中包含电感和变抗器并可相互连接。低通滤波器是电子电路中常见的基本滤波器类型,通常由电感器和电容器(可变电容器如变抗器)组合构成。本领域技术人员知晓,将电感和可变电容(变抗器)以适当方式连接,可以构成一个频率特性可调的低通滤波器。虽然对比文件没有明确画出低通滤波器的具体电路图,但基于其公开的可用元件(电感、变抗器)和可实现的功能(形成滤波器),技术人员能够合理地推断出可以利用这些元件形成低通滤波器。因此,该特征被隐含公开。
**技术特征H**:其特征在于,进一步包括位于所述第二层级内的耦合到所述第一层级中的多个第二电感器的第二变抗器,所述第二变抗器和所述多个第二电感器合而形成所述可调谐共用器的LP滤波器。《隐含公开》[0010] At least one passive component may be a resistor, a capacitor, **a variable capacitor, a varactor**, an inductor... <br> [0045] ... the passive device(s) may include one or more resistors, capacitors, **variable capacitors, varactors**, inductors... <br> [0103] In block 915, passive components such as resistors, capacitors, **variable capacitors, varactors**, **inductors**... are deposited on at least one side of the glass substrate 1007. <br> [0046] An integrated circuit die may be attached to a first surface of the first substrate... The integrated circuit die may be electrically connected to at least one passive component and to at least one via.对比文件公开了在基板(第一层级)上可以沉积多个电感器和变抗器(见[0010], [0045], [0103])。同时,公开了集成电路管芯(第二层级)可以附着并电连接到这些无源器件(见[0046])。虽然未明确限定第二变抗器必须位于集成电路管芯(第二层级)内部而非基板上,但对比文件公开的变抗器作为无源器件,既可以形成在基板上,理论上也可以集成在集成电路管芯中。更重要的是,对比文件公开了在三维集成结构中,不同层级上的多个无源器件(包括多个电感和变抗器)可以相互电连接以构建电路。本领域技术人员为了构建更复杂的可调谐低通滤波器网络,能够从对比文件的教导中合理推断出,可以使用多个电感和变抗器,并将它们布置在三维结构的两个层级上并通过电连接进行耦合。因此,该特征被隐含公开。
**技术特征I**:其特征在于,所述至少一个变抗器配置成调节所述可调谐共用器内的滤波器的陷波频率。《隐含公开》[0010] At least one passive component may be a ... **variable capacitor, a varactor**... <br> [0045] ... the passive device(s) may include ... **variable capacitors, varactors**...对比文件明确公开了“可变电容器(variable capacitor)”和“变抗器(varactor)”作为无源器件。变抗器的本质特性就是其电容值可变,通过改变控制电压来调节。这是本领域的公知常识。在滤波器电路中,通过改变变抗器的电容值来调节滤波器的频率响应(包括陷波频率)是变抗器的典型应用。虽然对比文件没有明确说明其变抗器用于调节“共用器内滤波器的陷波频率”,但它公开了在包含滤波器的三维集成系统中使用了可变电容/变抗器。本领域技术人员能够合理地推断,使用这种可变元件的目的之一就是调节滤波器的频率特性,包括陷波频率。因此,该特征被隐含公开。
**技术特征J**:其特征在于,所述至少一个穿基板通孔电感器配置成控制所述可调谐共用器内的滤波器的截止频率。《隐含公开》[0008] ... The integrated device may have a plurality of **through-glass vias**... <br> [0135] ... One or more other passive devices may be formed ... such as **single-turn or multi-turn inductors**. <br> (结合特征F,公开了穿玻通孔电感器。)对比文件公开了利用穿玻通孔结构形成电感器。电感器是构成滤波器(如LC滤波器)的基本元件之一。在滤波器设计中,电感器的电感值直接影响滤波器的截止频率,这是本领域的公知常识。虽然对比文件没有明确说明其电感器用于控制“共用器内滤波器的截止频率”,但它公开了在集成系统中包含电感器和滤波器。本领域技术人员能够合理地推断,系统中电感器的功能之一就是与电容元件共同决定滤波器的截止频率。因此,该特征被隐含公开。
**技术特征K**:其特征在于,所述三维集成电路集成到半导体管芯中。《直接公开》[0046] An **integrated circuit die** may be attached to a first surface of the first substrate. A plurality of vias may extend through the first substrate... The integrated circuit die may be electrically connected to at least one passive component and to at least one via. <br> [0106] ... block 925 may involve **stacking the power amplifier chip** on the power combiner circuit. <br> [0125] ... an integrated circuit die 1050 **stacked on a glass die 1005**...对比文件多次并明确地描述了将集成电路管芯(integrated circuit die)或功率放大器芯片(power amplifier chip)堆叠在具有穿通孔和无源器件的玻璃基板(glass die)上,从而形成一个三维集成的器件或系统(如[0046], [0106], [0125])。这直接公开了将三维集成电路(3DIC)结构集成到半导体管芯(即集成电路管芯)中的技术特征。
**技术特征L**:其特征在于,所述三维集成电路集成到从下组中选择的设备:机顶盒、娱乐单元、导航设备、通信设备、固定位置数据单元、移动位置数据单元、移动电话、蜂窝电话、计算机、便携式计算机、台式计算机、个人数字助理(PDA)、监视器、计算机监视器、电视机、调谐器、无线电、卫星无线电、音乐播放器、数字音乐播放器、便携式音乐播放器、数字视频播放器、视频播放器、数字视频碟(DVD)播放器、和便携式数字视频播放器。《直接公开》[0043] ... it is contemplated that the described implementations may be included in or associated with a variety of electronic devices such as, but not limited to: **mobile telephones, multimedia Internet enabled cellular telephones**, mobile television receivers, wireless devices, smartphones, Bluetooth® devices, **personal data assistants (PDAs)**, hand-held or portable computers, netbooks, notebooks, smartbooks, tablets, printers, copiers, scanners, facsimile devices, **GPS receivers/navigators**, cameras, **MP3 players**, camcorders, game consoles, wrist watches, clocks, calculators, **television monitors**, flat panel displays, electronic reading devices, **computer monitors**, auto displays ... **radios**, portable memory chips, ... **DVD players, CD players, VCRs, radios**...对比文件[0043]段详细列举了其技术(包括所描述的集成无源器件和功率放大器的三维结构)可能被包含或关联的多种电子设备。该列表涵盖了目标专利权利要求L中列举的绝大部分设备类型,例如:移动电话、蜂窝电话、PDA、导航设备(GPS接收机/导航仪)、计算机监视器、电视机、无线电、音乐播放器(MP3播放器)、视频播放器(DVD播放器、CD播放器)等。虽然措辞不完全相同,但所述设备类别实质对应。因此,对比文件直接公开了将所述三维集成电路集成到此类设备中的技术特征。

<<<A>>><<<B>>><<<F>>><<<K>>><<<L>>><<<c>>><<<g>>><<<h>>><<<i>>><<<j>>>

权利要求与技术特征
Powered by Django

网站备案号:渝ICP备2023012882号


重庆市非显而易见网络科技有限责任公司 A Anti NPE NPE